摘要
The composite nanoparticles of a gold core capped by a SiO 2 shell with well-controlled thickness have been synthesized and fabricated into two-dimensional array on silicon surface by a simple self-assembly method combined with an AFM nanolithography technique. Current-voltage measurements of the Au@SiO 2 composite nanoparticles (shell thickness of 6 nm) show a well-pronounced Coulomb staircase with a period of 300 mV at room temperature, demonstrating single electron transistor behavior. The step width of the Coulomb staircase can be tuned by controlling the thickness of SiO 2 shell. The tunable single electron tunneling properties make the 2D array of Au@SiO 2 composite nanoparticles an ideal candidate for planar single electron transistor devices.
| 源语言 | 英语 |
|---|---|
| 页(从-至) | 173-183 |
| 页数 | 11 |
| 期刊 | Journal of Nanoscience and Nanotechnology |
| 卷 | 5 |
| 期 | 2 |
| DOI | |
| 出版状态 | 已出版 - 2005 |
| 已对外发布 | 是 |
指纹
探究 'Template guided self-assembling two-dimensional array of Au@SiO 2 core-shell nanoparticles for room-temperature single electron transistors' 的科研主题。它们共同构成独一无二的指纹。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver