摘要
Many common iterative or recursive DSP applications can be represented by synchronous data-flow graphs (SDFGs). A great deal of research has been done attempting to optimize such applications through retiming. However, despite its proven effectiveness in transforming single-rate data-flow graphs to equivalent DFGs with smaller clock periods, the use of retiming for attempting to reduce the execution time of synchronous DFGs has never been explored. In this paper, we do just this. We develop the basic definitions and results necessary to expres and study SDFGs. We review the problems faced when attempting to retime an SDFG in order to minimize clock period and then present algorithms for doing this. Finally, we demonstrate the effectiveness of our methods on several examples.
| 源语言 | 英语 |
|---|---|
| 页(从-至) | 2397-2407 |
| 页数 | 11 |
| 期刊 | IEEE Transactions on Signal Processing |
| 卷 | 49 |
| 期 | 10 |
| DOI | |
| 出版状态 | 已出版 - 10月 2001 |
| 已对外发布 | 是 |
指纹
探究 'Retiming synchronous data-flow graphs to reduce execution time' 的科研主题。它们共同构成独一无二的指纹。引用此
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver