跳到主要导航 跳到搜索 跳到主要内容

Design optimizations of phase noise, power consumption and frequency tuning for VCO

  • Nan Chen
  • , Shengxi Diao*
  • , Lu Huang
  • , Xuefei Bai
  • , Fujiang Lin
  • *此作品的通讯作者
  • University of Science and Technology of China

科研成果: 期刊稿件文章同行评审

摘要

To meet the requirements of the low power Zigbee system, VCO design optimizations of phase noise, power consumption and frequency tuning are discussed in this paper. Both flicker noise of tail bias transistors and up-conversion of flicker noise from cross-coupled pair are reduced by improved self-switched biasing technology, leading to low close-in phase noise. Low power is achieved by low supply voltage and triode region biasing. To linearly tune the frequency and get constant gain, distributed varactor structure is adopted. The proposed VCO is fabricated in SMIC 0.18-μm CMOS process. The measured linear tuning range is from 2.38 to 2.61 GHz. The oscillator exhibits low phase noise of -77.5 dBc/Hz and -122.8 dBc/Hz at 10 kHz and 1 MHz offset, respectively, at 2.55 GHz oscillation frequency while dissipating 2.7 mA from 1.2 V supply voltage, which well meet design specifications.

源语言英语
文章编号095009
期刊Journal of Semiconductors
34
9
DOI
出版状态已出版 - 9月 2013
已对外发布

指纹

探究 'Design optimizations of phase noise, power consumption and frequency tuning for VCO' 的科研主题。它们共同构成独一无二的指纹。

引用此