跳到主要导航 跳到搜索 跳到主要内容

A 50Gb/s Burst-Mode NRZ Receiver with 5-Tap FFE, 7-Tap DFE and 15ns Lock Time in 28nm CMOS for Symmetric 50G-PON

  • Boyang Zhang
  • , Tianchen Ye
  • , Shuaizhe Ma
  • , Tianyuan Zhong
  • , Xin Liu
  • , Feiyang Zhang
  • , Bingyi Ye
  • , Dan Li
  • , Weixin Gai
  • Peking University
  • Beijing Advanced Innovation Center for Integrated Circuits
  • Xi'An JiaoTono University

科研成果: 书/报告/会议事项章节会议稿件同行评审

摘要

With the growing demand for broadband services, the 50G passive optical network (PON) has become the future direction of optical access networks. As the baud rate rises to 50G, the limited bandwidth of photonic devices and chromatic dispersion degrade the signals more severely. In [1] a 41-tap feedforward equalization (FFE) is used to handle the complex inter-symbol interference (lSI). Meanwhile, in upstream PON, multiple optical network units (ONUs) transmit data to one optical line terminal (OLT) in burst mode, requiring OLTs to respond rapidly. In [2] a burst-mode receiver with 6.8ns CDR lock time is proposed, but it only adopted 1-tap decision-feedback equalization (DFE), which is inadequate to achieve reliable communication in a 50G-PON system. In addition, it utilized a p-i-n photodiode, in contrast to the avalanche photodiode (APD) preferred in ITU-T 50G-PON standards [3] due to its high conversion gain. However, APD and the low optical power in 50G-PON introduce more noise [4]. To achieve burst reception under large lSI and poor SNR in symmetric 50G-PON systems, this work proposes a 50Gb/s burst-mode NRZ Receiver in 28nm CMOS with 5-tap FFE including 3 pre taps and 1 post tap and 7-tap DFE including 4 floating taps ranging up to 16th post-cursor. Edge equalization is realized for accurate fast-lock, achieving a lock time of 15ns.

源语言英语
主期刊名2025 IEEE International Solid-State Circuits Conference, ISSCC 2025
出版商Institute of Electrical and Electronics Engineers Inc.
ISBN(电子版)9798331541019
DOI
出版状态已出版 - 2025
活动72nd IEEE International Solid-State Circuits Conference, ISSCC 2025 - San Francisco, 美国
期限: 16 2月 202520 2月 2025

丛书

姓名Digest of Technical Papers - IEEE International Solid-State Circuits Conference
ISSN(印刷版)0193-6530

会议

会议72nd IEEE International Solid-State Circuits Conference, ISSCC 2025
国家/地区美国
San Francisco
时期16/02/2520/02/25

学术指纹

探究 'A 50Gb/s Burst-Mode NRZ Receiver with 5-Tap FFE, 7-Tap DFE and 15ns Lock Time in 28nm CMOS for Symmetric 50G-PON' 的科研主题。它们共同构成独一无二的学术指纹。

引用此