Video format conversion chip design

Dong Wang, Wei Wang, Xiaoming Xu, Yue Lu

Research output: Contribution to journalArticlepeer-review

Abstract

This paper introduces the design of an IC, which is capable of cross-converting between various DTV(digital television) standards, up to the HDTV (high definition television) resolution. A multi-phase FIR-based filtering algorithm is developed to perform the video scaling task. A dedicated fast SDRAM interface is designed, providing an economical high-density storage for frame buffer. Film material pre-processing and frame/field rate up-conversion are implemented in the memory control block. All the programmable parameters, such as the filter properties, can be set dynamically at run-time through an I2C interface, making the IC a very flexible system. This design has been verified through an FPGA emulation system.

Original languageEnglish
Pages (from-to)51-55
Number of pages5
JournalHigh Technology Letters
Volume8
Issue number4
StatePublished - Dec 2002
Externally publishedYes

Keywords

  • Conversion
  • FIR
  • High definition television
  • Multi-phase
  • Video format

Fingerprint

Dive into the research topics of 'Video format conversion chip design'. Together they form a unique fingerprint.

Cite this