Skip to main navigation Skip to search Skip to main content

Ultra-Low On-Resistance TG-LDMOS With Three Separated Gates and High-k Dielectric Comparable to DG-LDMOS

  • Chen Jia
  • , Xianglong Li
  • , Yabin Sun*
  • , Xiaojin Li
  • , Yun Liu
  • , Yanfang Ding
  • , Yanling Shi
  • *Corresponding author for this work
  • East China Normal University

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this paper, a novel ultralow specific on-resistance (Ron,sp) triple gate lateral double-diffused MOS (TG-LDMOS) and high-k (HK) gate dielectric is proposed which is simulated by TCAD tool. It is the main concern for LDMOS to optimize the trade-off relationship between the Breakdown Voltage (BV) and specific on-resistance (Ron,sp). Adding another vertical gate compared to double gate LDMOS (DG-LDMOS) will increase the route of current, thus decreasing resistance obviously. In addition, the HK gate dielectric can optimize the channel current, which also reduces resistance. It is found that the proposed device shows lower resistance of 30.2m O · cm2 (TG-LDMOS) and 25.4 m O.cm2(TG-LDMOS(k)) at the same BV=180V. The Ron,sp is 22.3% and 53.1% lower than that of DG-LDMOS, respectively. Compared with DG-LDMOS and TG-LDMOS, the TG-LDMOS(k) achieves better tradeoff between the BV and Ron,sp.

Original languageEnglish
Title of host publication2022 IEEE 5th International Conference on Electronics Technology, ICET 2022
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages48-51
Number of pages4
ISBN (Electronic)9781665485081
DOIs
StatePublished - 2022
Event5th IEEE International Conference on Electronics Technology, ICET 2022 - Chengdu, China
Duration: 13 May 202216 May 2022

Publication series

Name2022 IEEE 5th International Conference on Electronics Technology, ICET 2022

Conference

Conference5th IEEE International Conference on Electronics Technology, ICET 2022
Country/TerritoryChina
CityChengdu
Period13/05/2216/05/22

Keywords

  • Triple gate lateral double-diffused MOSFET (TG-LDMOS)
  • breakdown voltage (BV)
  • double gate lateral double-diffused MOSFET (DG-LDMOS)
  • high-K (HK)
  • sp)
  • specific on-resistance (Ron

Fingerprint

Dive into the research topics of 'Ultra-Low On-Resistance TG-LDMOS With Three Separated Gates and High-k Dielectric Comparable to DG-LDMOS'. Together they form a unique fingerprint.

Cite this