Retiming and clock skew for synchronous systems

Liang Fang Chao; Edwin Hsing Mean Sha

Retiming and clock skew for synchronous systems

Liang Fang Chao^*
, Edwin Hsing Mean Sha

^*Corresponding author for this work

Iowa State University

Research output: Contribution to journal › Conference article › peer-review

15 Scopus citations

Abstract

Retiming and clock skew both are timing optimization methods for synchronous circuitry, but are usually applied separately. We use the concept of scheduling to form a common background in the formulation of retiming and clock skew, and to study the interplay between retiming and clock skew. A methodology to optimize synchronous circuitry with both retiming and clock skew is proposed.

Original language	English
Pages (from-to)	283-286
Number of pages	4
Journal	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	1
State	Published - 1994
Externally published	Yes
Event	Proceedings of the 1994 IEEE International Symposium on Circuits and Systems. Part 3 (of 6) - London, England Duration: 30 May 1994 → 2 Jun 1994

Cite this

@article{66c00c370cf3412e9319318d18388daa,

title = "Retiming and clock skew for synchronous systems",

abstract = "Retiming and clock skew both are timing optimization methods for synchronous circuitry, but are usually applied separately. We use the concept of scheduling to form a common background in the formulation of retiming and clock skew, and to study the interplay between retiming and clock skew. A methodology to optimize synchronous circuitry with both retiming and clock skew is proposed.",

author = "Chao, \{Liang Fang\} and Sha, \{Edwin Hsing Mean\}",

year = "1994",

language = "英语",

volume = "1",

pages = "283--286",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "Proceedings of the 1994 IEEE International Symposium on Circuits and Systems. Part 3 (of 6) ; Conference date: 30-05-1994 Through 02-06-1994",

}

TY - JOUR

T1 - Retiming and clock skew for synchronous systems

AU - Chao, Liang Fang

AU - Sha, Edwin Hsing Mean

PY - 1994

Y1 - 1994

N2 - Retiming and clock skew both are timing optimization methods for synchronous circuitry, but are usually applied separately. We use the concept of scheduling to form a common background in the formulation of retiming and clock skew, and to study the interplay between retiming and clock skew. A methodology to optimize synchronous circuitry with both retiming and clock skew is proposed.

AB - Retiming and clock skew both are timing optimization methods for synchronous circuitry, but are usually applied separately. We use the concept of scheduling to form a common background in the formulation of retiming and clock skew, and to study the interplay between retiming and clock skew. A methodology to optimize synchronous circuitry with both retiming and clock skew is proposed.

UR - https://www.scopus.com/pages/publications/0028582437

M3 - 会议文章

AN - SCOPUS:0028582437

SN - 0271-4310

VL - 1

SP - 283

EP - 286

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

T2 - Proceedings of the 1994 IEEE International Symposium on Circuits and Systems. Part 3 (of 6)

Y2 - 30 May 1994 through 2 June 1994

ER -

Retiming and clock skew for synchronous systems

Abstract

Other files and links

Fingerprint

Cite this