Investigation of process variation in vertically stacked gate-all-around nanowire transistor and SRAM circuit

  • Yabin Sun
  • , Xianglong Li
  • , Yue Zhuo
  • , Yun Liu
  • , Teng Wang
  • , Xiaojin Li
  • , Yanling Shi
  • , Jun Xu
  • , Ziyu Liu*
  • *Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

9 Scopus citations

Abstract

An investigation into the intrinsic process variations including random dopant fluctuation (RDF), interface trap fluctuation, work-function variation (WFV) and oxide thickness variation was undertaken in a vertically stacked gate-all-around nanowire transistor. The fluctuation of the electrical characteristics induced by different sources of variation was discussed. The impact of process variations on static random access memory (SRAM) was also studied. On-state current ION could be affected by RDF in the source and drain region and the standard deviation can reach 17.2% of the median. WFV can cause obvious fluctuations in threshold voltage VTH and consequently in the read static noise margin (RSNM) of SRAM. It has been discovered that the RSNM was deteriorated by 6.8% by WFV, which causes great uncertainty among all variation sources.

Original languageEnglish
Article number055009
JournalSemiconductor Science and Technology
Volume36
Issue number5
DOIs
StatePublished - May 2021

Keywords

  • GAAFET
  • Interface trap fluctuation
  • Oxide thickness variation
  • Process fluctuation
  • Random dopant fluctuation
  • Work-function variation

Fingerprint

Dive into the research topics of 'Investigation of process variation in vertically stacked gate-all-around nanowire transistor and SRAM circuit'. Together they form a unique fingerprint.

Cite this