Hardware/software partitioning in verilog

  • Shengchao Qin
  • , Jifeng He
  • , Zongyan Qiu
  • , Naixiao Zhang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Scopus citations

Abstract

We propose in this paper an algebraic approach to hardware/ software partitioning in Verilog HDL. We explore a collection of algebraic laws for Verilog programs, from which we design a set of syntaxbased algebraic rules to conduct hardware/software partitioning. The cospecification language and the target hardware and software description languages are specific subsets of Verilog, which brings forth our successful verification for the correctness of the partitioning process by algebra of Verilog. Facilitated by Verilog’s rich features, we have also successfully studied hw/sw partitioning for environment-driven systems.

Original languageEnglish
Title of host publicationFormal Methods and Software Engineering - 4th International Conference on Formal Engineering Methods, ICFEM 2002, Proceedings
EditorsChris George, Huaikou Miao
PublisherSpringer Verlag
Pages168-179
Number of pages12
ISBN (Print)9783540000297
DOIs
StatePublished - 2002
Externally publishedYes
Event4th International Conference on Formal Engineering Methods, ICFEM 2002 - Shanghai, China
Duration: 21 Oct 200225 Oct 2002

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume2495
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Conference

Conference4th International Conference on Formal Engineering Methods, ICFEM 2002
Country/TerritoryChina
CityShanghai
Period21/10/0225/10/02

Keywords

  • Algebraic laws
  • Hardware/software co-design
  • Hardware/software partitioning
  • Verilog

Fingerprint

Dive into the research topics of 'Hardware/software partitioning in verilog'. Together they form a unique fingerprint.

Cite this