Design optimizations of phase noise, power consumption and frequency tuning for VCO

  • Nan Chen
  • , Shengxi Diao*
  • , Lu Huang
  • , Xuefei Bai
  • , Fujiang Lin
  • *Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

5 Scopus citations

Abstract

To meet the requirements of the low power Zigbee system, VCO design optimizations of phase noise, power consumption and frequency tuning are discussed in this paper. Both flicker noise of tail bias transistors and up-conversion of flicker noise from cross-coupled pair are reduced by improved self-switched biasing technology, leading to low close-in phase noise. Low power is achieved by low supply voltage and triode region biasing. To linearly tune the frequency and get constant gain, distributed varactor structure is adopted. The proposed VCO is fabricated in SMIC 0.18-μm CMOS process. The measured linear tuning range is from 2.38 to 2.61 GHz. The oscillator exhibits low phase noise of -77.5 dBc/Hz and -122.8 dBc/Hz at 10 kHz and 1 MHz offset, respectively, at 2.55 GHz oscillation frequency while dissipating 2.7 mA from 1.2 V supply voltage, which well meet design specifications.

Original languageEnglish
Article number095009
JournalJournal of Semiconductors
Volume34
Issue number9
DOIs
StatePublished - Sep 2013
Externally publishedYes

Keywords

  • VCO
  • flicker noise
  • low power
  • tuning characteristics

Fingerprint

Dive into the research topics of 'Design optimizations of phase noise, power consumption and frequency tuning for VCO'. Together they form a unique fingerprint.

Cite this