Design of high-throughput mixed-radix MDF FFT processor for IEEE 802.11.3c

Jun Feng Tang, Xiao Jin Li, Gang Zhang, Zong Sheng Lai

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Scopus citations

Abstract

In this paper, a 512-point, 2.7 GS/s fast Fourier transform (FFT) processor embedded with mixed-radix multi-path delay-feedback (MRMDF) structure is proposed. To meet the high throughput requirement of IEEE 802.15.3c (WPANs), the architecture of eight parallel data-paths is adopted. Considering the hardware complexity and high performance, 512 point FFT computation is decomposed into radix-25 and radix-23 so that the number of the multiplications is reduced by 30% comparing with the traditional method. Furthermore, the complex multipliers are also optimized and replaced by a set of constant multipliers. The proposed FFT processor has been implemented using FPGA, and the result shows that the throughput rate (T.R.) up to 2.7GS/s@338MHz can be achieved.

Original languageEnglish
Title of host publicationICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings
DOIs
StatePublished - 2012
Event2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012 - Xi'an, China
Duration: 29 Oct 20121 Nov 2012

Publication series

NameICSICT 2012 - 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, Proceedings

Conference

Conference2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, ICSICT 2012
Country/TerritoryChina
CityXi'an
Period29/10/121/11/12

Fingerprint

Dive into the research topics of 'Design of high-throughput mixed-radix MDF FFT processor for IEEE 802.11.3c'. Together they form a unique fingerprint.

Cite this