Design of All-Digital Two Phase Ping-Pong Switched Capacitor Voltage Doubler Power Converter

Zhiwen Gu; Feng Yang; Yuhang Zhang; Yanhan Zeng; Zhihong Luo; Yuan Du; Li Du; Yongfu Li

doi:10.1109/TCSII.2023.3287794

Design of All-Digital Two Phase Ping-Pong Switched Capacitor Voltage Doubler Power Converter

Zhiwen Gu
, Feng Yang
, Yuhang Zhang
, Yanhan Zeng
, Zhihong Luo
, Yuan Du
, Li Du
, Yongfu Li^*

^*Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

1 Scopus citations

Abstract

This brief presents an all-digital two-phase Ping Pong voltage doubler with reduced reversion loss by introducing additional switches in the loss path. It is implemented using inverter logic circuits with MOM capacitors stacked on top, which is compatible with digital design flow. With varying clock conditions, the proposed circuit reduces voltage ripples down to 239.9 mV with a voltage drop of less than 20.2 mV (measured). The traditional circuit has a voltage ripple of up to 999 mV with a 171.3 mV voltage drop (simulated). The proposed circuit achieves a peak efficiency of 91.68%.

Original language	English
Pages (from-to)	3807-3811
Number of pages	5
Journal	IEEE Transactions on Circuits and Systems II: Express Briefs
Volume	70
Issue number	10
DOIs	https://doi.org/10.1109/TCSII.2023.3287794
State	Published - 1 Oct 2023
Externally published	Yes

Keywords

Charge pumps
dynamic voltage scaling
reversion power loss
switched capacitor (SC) power converter

Access to Document

10.1109/TCSII.2023.3287794

Cite this

@article{d3b5e5ec16ae474aa6384c65285cdc60,

title = "Design of All-Digital Two Phase Ping-Pong Switched Capacitor Voltage Doubler Power Converter",

abstract = "This brief presents an all-digital two-phase Ping Pong voltage doubler with reduced reversion loss by introducing additional switches in the loss path. It is implemented using inverter logic circuits with MOM capacitors stacked on top, which is compatible with digital design flow. With varying clock conditions, the proposed circuit reduces voltage ripples down to 239.9 mV with a voltage drop of less than 20.2 mV (measured). The traditional circuit has a voltage ripple of up to 999 mV with a 171.3 mV voltage drop (simulated). The proposed circuit achieves a peak efficiency of 91.68\%.",

keywords = "Charge pumps, dynamic voltage scaling, reversion power loss, switched capacitor (SC) power converter",

author = "Zhiwen Gu and Feng Yang and Yuhang Zhang and Yanhan Zeng and Zhihong Luo and Yuan Du and Li Du and Yongfu Li",

note = "Publisher Copyright: {\textcopyright} 2004-2012 IEEE.",

year = "2023",

month = oct,

day = "1",

doi = "10.1109/TCSII.2023.3287794",

language = "英语",

volume = "70",

pages = "3807--3811",

journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",

issn = "1549-7747",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "10",

}

TY - JOUR

T1 - Design of All-Digital Two Phase Ping-Pong Switched Capacitor Voltage Doubler Power Converter

AU - Gu, Zhiwen

AU - Yang, Feng

AU - Zhang, Yuhang

AU - Zeng, Yanhan

AU - Luo, Zhihong

AU - Du, Yuan

AU - Du, Li

AU - Li, Yongfu

PY - 2023/10/1

Y1 - 2023/10/1

N2 - This brief presents an all-digital two-phase Ping Pong voltage doubler with reduced reversion loss by introducing additional switches in the loss path. It is implemented using inverter logic circuits with MOM capacitors stacked on top, which is compatible with digital design flow. With varying clock conditions, the proposed circuit reduces voltage ripples down to 239.9 mV with a voltage drop of less than 20.2 mV (measured). The traditional circuit has a voltage ripple of up to 999 mV with a 171.3 mV voltage drop (simulated). The proposed circuit achieves a peak efficiency of 91.68%.

AB - This brief presents an all-digital two-phase Ping Pong voltage doubler with reduced reversion loss by introducing additional switches in the loss path. It is implemented using inverter logic circuits with MOM capacitors stacked on top, which is compatible with digital design flow. With varying clock conditions, the proposed circuit reduces voltage ripples down to 239.9 mV with a voltage drop of less than 20.2 mV (measured). The traditional circuit has a voltage ripple of up to 999 mV with a 171.3 mV voltage drop (simulated). The proposed circuit achieves a peak efficiency of 91.68%.

KW - Charge pumps

KW - dynamic voltage scaling

KW - reversion power loss

KW - switched capacitor (SC) power converter

UR - https://www.scopus.com/pages/publications/85163557738

U2 - 10.1109/TCSII.2023.3287794

DO - 10.1109/TCSII.2023.3287794

M3 - 文章

AN - SCOPUS:85163557738

SN - 1549-7747

VL - 70

SP - 3807

EP - 3811

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

IS - 10

ER -

Design of All-Digital Two Phase Ping-Pong Switched Capacitor Voltage Doubler Power Converter

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this