An ultra-slow-wave transmission line on CMOS technology

  • Bayaner Arigong
  • , Han Ren
  • , Jun Ding
  • , Hoon Ju Chung*
  • , Sungyong Jung
  • , Hyoungsoo Kim
  • , Hualiang Zhang
  • *Corresponding author for this work

Research output: Contribution to journalArticlepeer-review

4 Scopus citations

Abstract

In this letter, utilizing multimetal layers in the CMOS process, an ultra-slow-wave on-chip coplanar waveguide (CPW) transmission line with interdigital loaded stubs and floating strips is proposed. From the full-wave 3D EM simulation and measurement results, it is found that the proposed on-chip transmission line features smaller size and lower loss comparing to traditional on-chip CPW transmission lines.

Original languageEnglish
Pages (from-to)604-606
Number of pages3
JournalMicrowave and Optical Technology Letters
Volume59
Issue number3
DOIs
StatePublished - 1 Mar 2017
Externally publishedYes

Keywords

  • coplanar waveguide
  • transmission line
  • ultra-slow wave

Fingerprint

Dive into the research topics of 'An ultra-slow-wave transmission line on CMOS technology'. Together they form a unique fingerprint.

Cite this