A turn-on DC surface-potential-based drain current model for fully-depleted poly-Si thin film transistors

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Scopus citations

Abstract

A turn-on DC surface-potential-based drain current model for fully-depleted polycrystalline silicon thin fdm transistors is developed based on the charge sheet model considering both deep and tail acceptor trap states in the grain boundary and the effect of the back surface potential. By integrating the electron concentration, vertically to the polycrystalline silicon/oxide interface, along the inversion layer and using the average electric filed concept, the areal density of the inversion charge with the channel potential is deduced to calculate both the diffusion and the drift components. For the purpose of simplifying the process of the solution, the trapezoidal rule is used to avoid numerical integration in the drift current calculation. In order to further improve the calculation precision in the region where the whole channel is not completely strong inverted, the triangular method is adopted under certain mathematical constraints to replace the usage of the trapezoidal rule in the drift current calculation. Under different state densities, this proposed surface-potential-based drain current model is verified by 2D-device simulation in devices' transfer characteristics under various drain biases.

Original languageEnglish
Title of host publicationTechConnect Briefs 2018 - Informatics, Electronics and Microsystems
EditorsMatthew Laudon, Fiona Case, Bart Romanowicz, Fiona Case
PublisherTechConnect
Pages253-256
Number of pages4
ISBN (Electronic)9780998878256
StatePublished - 2018
Event11th Annual TechConnect World Innovation Conference and Expo, Held Jointly with the 20th Annual Nanotech Conference and Expo,the 2018 SBIR/STTR Spring Innovation Conference, and the Defense TechConnect DTC Spring Conference - Anaheim, United States
Duration: 13 May 201816 May 2018

Publication series

NameTechConnect Briefs 2018 - Advanced Materials
Volume4

Conference

Conference11th Annual TechConnect World Innovation Conference and Expo, Held Jointly with the 20th Annual Nanotech Conference and Expo,the 2018 SBIR/STTR Spring Innovation Conference, and the Defense TechConnect DTC Spring Conference
Country/TerritoryUnited States
CityAnaheim
Period13/05/1816/05/18

Keywords

  • DC
  • Drain current
  • Fully-depleted
  • Model
  • Poly-Si
  • Surface-potential-based
  • Thin film transistors
  • Tum-on

Fingerprint

Dive into the research topics of 'A turn-on DC surface-potential-based drain current model for fully-depleted poly-Si thin film transistors'. Together they form a unique fingerprint.

Cite this