A Fully-Integrated 64-Channel Wireless Neural Interfacing SoC Achieving 110 dB AFE PSRR and Supporting 54 Mb/s Symbol Rate, Meter-Range Wireless Data Transmission

Liangjian Lyu; Dawei Ye; Rongjin Xu; Geng Mu; Heng Zhao; Yingfei Xiang; Yuting Tu; Yiyun Zhang; C. J. Richard Shi

doi:10.1109/TCSII.2020.2982208

A Fully-Integrated 64-Channel Wireless Neural Interfacing SoC Achieving 110 dB AFE PSRR and Supporting 54 Mb/s Symbol Rate, Meter-Range Wireless Data Transmission

Liangjian Lyu
, Dawei Ye^*
, Rongjin Xu
, Geng Mu
, Heng Zhao
, Yingfei Xiang
, Yuting Tu
, Yiyun Zhang
, C. J. Richard Shi

^*Corresponding author for this work

Research output: Contribution to journal › Article › peer-review

9 Scopus citations

Abstract

This brief presents a 64-channel fully-integrated wireless neural interfacing SoC implemented in a 65 nm CMOS process. To minimize the weight and size of the head-stage connected to the small experimental animals, the system is designed to be powered by either a single-coil 13.56 MHz wireless power receiver or a small-sized button cell battery. A replica-biased 0.35 V 110 dB PSRR LNA is introduced to tolerate the power supply noise inherently in wireless power harvesting and save power consumption. The recorded neural data is transmitted wirelessly by a 2.4/3.2 GHz dual-band OOK transmitter, which supports 54 Mb/s symbol rate, 44 pJ/bit meter-range wireless data transmission. To reduce the transmission BER, forward error correction with convolutional code and cyclic redundancy code is adopted.

Original language	English
Article number	9043581
Pages (from-to)	831-835
Number of pages	5
Journal	IEEE Transactions on Circuits and Systems II: Express Briefs
Volume	67
Issue number	5
DOIs	https://doi.org/10.1109/TCSII.2020.2982208
State	Published - May 2020
Externally published	Yes

Keywords

ADC
CMRR
Neural interface
PSRR
analog front-end~(AFE)
wireless power transfer~(WPT)
wireless transmitter

Access to Document

10.1109/TCSII.2020.2982208

Cite this

Lyu, L., Ye, D., Xu, R., Mu, G., Zhao, H., Xiang, Y., Tu, Y., Zhang, Y., & Richard Shi, C. J. (2020). A Fully-Integrated 64-Channel Wireless Neural Interfacing SoC Achieving 110 dB AFE PSRR and Supporting 54 Mb/s Symbol Rate, Meter-Range Wireless Data Transmission. IEEE Transactions on Circuits and Systems II: Express Briefs, 67(5), 831-835. Article 9043581. https://doi.org/10.1109/TCSII.2020.2982208

@article{5e208cb3b029443a88f3dc4eb71701a1,

title = "A Fully-Integrated 64-Channel Wireless Neural Interfacing SoC Achieving 110 dB AFE PSRR and Supporting 54 Mb/s Symbol Rate, Meter-Range Wireless Data Transmission",

abstract = "This brief presents a 64-channel fully-integrated wireless neural interfacing SoC implemented in a 65 nm CMOS process. To minimize the weight and size of the head-stage connected to the small experimental animals, the system is designed to be powered by either a single-coil 13.56 MHz wireless power receiver or a small-sized button cell battery. A replica-biased 0.35 V 110 dB PSRR LNA is introduced to tolerate the power supply noise inherently in wireless power harvesting and save power consumption. The recorded neural data is transmitted wirelessly by a 2.4/3.2 GHz dual-band OOK transmitter, which supports 54 Mb/s symbol rate, 44 pJ/bit meter-range wireless data transmission. To reduce the transmission BER, forward error correction with convolutional code and cyclic redundancy code is adopted.",

keywords = "ADC, CMRR, Neural interface, PSRR, analog front-end\textasciitilde{}(AFE), wireless power transfer\textasciitilde{}(WPT), wireless transmitter",

author = "Liangjian Lyu and Dawei Ye and Rongjin Xu and Geng Mu and Heng Zhao and Yingfei Xiang and Yuting Tu and Yiyun Zhang and \{Richard Shi\}, \{C. J.\}",

note = "Publisher Copyright: {\textcopyright} 2004-2012 IEEE.",

year = "2020",

month = may,

doi = "10.1109/TCSII.2020.2982208",

language = "英语",

volume = "67",

pages = "831--835",

journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",

issn = "1549-7747",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "5",

}

Lyu, L, Ye, D, Xu, R, Mu, G, Zhao, H, Xiang, Y, Tu, Y, Zhang, Y & Richard Shi, CJ 2020, 'A Fully-Integrated 64-Channel Wireless Neural Interfacing SoC Achieving 110 dB AFE PSRR and Supporting 54 Mb/s Symbol Rate, Meter-Range Wireless Data Transmission', IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 5, 9043581, pp. 831-835. https://doi.org/10.1109/TCSII.2020.2982208

A Fully-Integrated 64-Channel Wireless Neural Interfacing SoC Achieving 110 dB AFE PSRR and Supporting 54 Mb/s Symbol Rate, Meter-Range Wireless Data Transmission. / Lyu, Liangjian; Ye, Dawei; Xu, Rongjin et al.
In: IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 67, No. 5, 9043581, 05.2020, p. 831-835.

Research output: Contribution to journal › Article › peer-review

TY - JOUR

T1 - A Fully-Integrated 64-Channel Wireless Neural Interfacing SoC Achieving 110 dB AFE PSRR and Supporting 54 Mb/s Symbol Rate, Meter-Range Wireless Data Transmission

AU - Lyu, Liangjian

AU - Ye, Dawei

AU - Xu, Rongjin

AU - Mu, Geng

AU - Zhao, Heng

AU - Xiang, Yingfei

AU - Tu, Yuting

AU - Zhang, Yiyun

AU - Richard Shi, C. J.

PY - 2020/5

Y1 - 2020/5

N2 - This brief presents a 64-channel fully-integrated wireless neural interfacing SoC implemented in a 65 nm CMOS process. To minimize the weight and size of the head-stage connected to the small experimental animals, the system is designed to be powered by either a single-coil 13.56 MHz wireless power receiver or a small-sized button cell battery. A replica-biased 0.35 V 110 dB PSRR LNA is introduced to tolerate the power supply noise inherently in wireless power harvesting and save power consumption. The recorded neural data is transmitted wirelessly by a 2.4/3.2 GHz dual-band OOK transmitter, which supports 54 Mb/s symbol rate, 44 pJ/bit meter-range wireless data transmission. To reduce the transmission BER, forward error correction with convolutional code and cyclic redundancy code is adopted.

AB - This brief presents a 64-channel fully-integrated wireless neural interfacing SoC implemented in a 65 nm CMOS process. To minimize the weight and size of the head-stage connected to the small experimental animals, the system is designed to be powered by either a single-coil 13.56 MHz wireless power receiver or a small-sized button cell battery. A replica-biased 0.35 V 110 dB PSRR LNA is introduced to tolerate the power supply noise inherently in wireless power harvesting and save power consumption. The recorded neural data is transmitted wirelessly by a 2.4/3.2 GHz dual-band OOK transmitter, which supports 54 Mb/s symbol rate, 44 pJ/bit meter-range wireless data transmission. To reduce the transmission BER, forward error correction with convolutional code and cyclic redundancy code is adopted.

KW - ADC

KW - CMRR

KW - Neural interface

KW - PSRR

KW - analog front-end~(AFE)

KW - wireless power transfer~(WPT)

KW - wireless transmitter

UR - https://www.scopus.com/pages/publications/85084408638

U2 - 10.1109/TCSII.2020.2982208

DO - 10.1109/TCSII.2020.2982208

M3 - 文章

AN - SCOPUS:85084408638

SN - 1549-7747

VL - 67

SP - 831

EP - 835

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

IS - 5

M1 - 9043581

ER -

A Fully-Integrated 64-Channel Wireless Neural Interfacing SoC Achieving 110 dB AFE PSRR and Supporting 54 Mb/s Symbol Rate, Meter-Range Wireless Data Transmission

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this