A fractional-N frequency synthesizer for single-chip UHF RFID reader

Run Xi Zhang; Yi Hao Chen; Chun Qi Shi; Zong Shen Lai

doi:10.1007/s10470-007-9121-1

A fractional-N frequency synthesizer for single-chip UHF RFID reader

Run Xi Zhang^*
, Yi Hao Chen
, Chun Qi Shi
, Zong Shen Lai

^*Corresponding author for this work

School of Communication and Electronic Engineering

East China Normal University

Research output: Contribution to journal › Article › peer-review

3 Scopus citations

Abstract

A novel fractional-N frequency synthesizer which is based on delta sigma modulator (DSM) and specialized for single-chip UHF 860-to-960 MHz band radio frequency identification (RFID) reader is proposed in this paper. The fractional-N synthesizer is implemented in 0.18 μm CMOS process. The phase noise of the fractional-N synthesizer is approximately -109 and -129 dBc/Hz at 200 kHz and 1 MHz offset from 900 MHz operating frequency while drawing 9.6 mA from 1.8 V power supply. The synthesizer is evaluated by implementing it in a direct conversion RF front-end. The front-end features a noise figure of 3.5 dB and an input-referred third-order intercept point of 5 dBm.

Original language	English
Pages (from-to)	67-73
Number of pages	7
Journal	Analog Integrated Circuits and Signal Processing
Volume	54
Issue number	1
DOIs	https://doi.org/10.1007/s10470-007-9121-1
State	Published - Jan 2008

Keywords

DSM
Fractional-N
RF CMOS
Reader
Synthesizer
UHF RFID

Access to Document

10.1007/s10470-007-9121-1

Cite this

@article{df7c960359a548eea67ec8ad5507b14e,

title = "A fractional-N frequency synthesizer for single-chip UHF RFID reader",

abstract = "A novel fractional-N frequency synthesizer which is based on delta sigma modulator (DSM) and specialized for single-chip UHF 860-to-960 MHz band radio frequency identification (RFID) reader is proposed in this paper. The fractional-N synthesizer is implemented in 0.18 μm CMOS process. The phase noise of the fractional-N synthesizer is approximately -109 and -129 dBc/Hz at 200 kHz and 1 MHz offset from 900 MHz operating frequency while drawing 9.6 mA from 1.8 V power supply. The synthesizer is evaluated by implementing it in a direct conversion RF front-end. The front-end features a noise figure of 3.5 dB and an input-referred third-order intercept point of 5 dBm.",

keywords = "DSM, Fractional-N, RF CMOS, Reader, Synthesizer, UHF RFID",

author = "Zhang, \{Run Xi\} and Chen, \{Yi Hao\} and Shi, \{Chun Qi\} and Lai, \{Zong Shen\}",

year = "2008",

month = jan,

doi = "10.1007/s10470-007-9121-1",

language = "英语",

volume = "54",

pages = "67--73",

journal = "Analog Integrated Circuits and Signal Processing",

issn = "0925-1030",

publisher = "Springer Netherlands",

number = "1",

}

TY - JOUR

T1 - A fractional-N frequency synthesizer for single-chip UHF RFID reader

AU - Zhang, Run Xi

AU - Chen, Yi Hao

AU - Shi, Chun Qi

AU - Lai, Zong Shen

PY - 2008/1

Y1 - 2008/1

N2 - A novel fractional-N frequency synthesizer which is based on delta sigma modulator (DSM) and specialized for single-chip UHF 860-to-960 MHz band radio frequency identification (RFID) reader is proposed in this paper. The fractional-N synthesizer is implemented in 0.18 μm CMOS process. The phase noise of the fractional-N synthesizer is approximately -109 and -129 dBc/Hz at 200 kHz and 1 MHz offset from 900 MHz operating frequency while drawing 9.6 mA from 1.8 V power supply. The synthesizer is evaluated by implementing it in a direct conversion RF front-end. The front-end features a noise figure of 3.5 dB and an input-referred third-order intercept point of 5 dBm.

AB - A novel fractional-N frequency synthesizer which is based on delta sigma modulator (DSM) and specialized for single-chip UHF 860-to-960 MHz band radio frequency identification (RFID) reader is proposed in this paper. The fractional-N synthesizer is implemented in 0.18 μm CMOS process. The phase noise of the fractional-N synthesizer is approximately -109 and -129 dBc/Hz at 200 kHz and 1 MHz offset from 900 MHz operating frequency while drawing 9.6 mA from 1.8 V power supply. The synthesizer is evaluated by implementing it in a direct conversion RF front-end. The front-end features a noise figure of 3.5 dB and an input-referred third-order intercept point of 5 dBm.

KW - DSM

KW - Fractional-N

KW - RF CMOS

KW - Reader

KW - Synthesizer

KW - UHF RFID

UR - https://www.scopus.com/pages/publications/38349148733

U2 - 10.1007/s10470-007-9121-1

DO - 10.1007/s10470-007-9121-1

M3 - 文章

AN - SCOPUS:38349148733

SN - 0925-1030

VL - 54

SP - 67

EP - 73

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

IS - 1

ER -

A fractional-N frequency synthesizer for single-chip UHF RFID reader

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this