A Fast Transient Response Capacitor-Less LDO with 123 nA Ultra-Low Quiescent Current

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Scopus citations

Abstract

This paper presents an output capacitor-less, NMOS regulation FET low-dropout regulator (LDO) with fast load transient response in 55 nm CMOS process. The LDO employs a push-pull error amplifier to achieve high slew rate at low quiescent current and a bidirectional dynamic biasing technique to further improve the load transient response, with barely extra quiescent current. The error amplifier includes a common-gate input stage, whose low input resistance improves stability of the LDO over a wide range of load currents. Due to the low output impedance, NMOS regulation FET is used to improve the transient response. The simulated results show that the LDO with a power supply range from 2.5 to 3.6 V achieves a stable 1.2 V output. When the load current changes in the range of 200 μA-10 mA with a rise time and a fall time of 200 ns, the LDO can settle within 2.7 μs under a quiescent current of 123 nA.

Original languageEnglish
Title of host publication2021 IEEE 3rd International Conference on Circuits and Systems, ICCS 2021
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages46-50
Number of pages5
ISBN (Electronic)9781665412346
DOIs
StatePublished - 2021
Event3rd IEEE International Conference on Circuits and Systems, ICCS 2021 - Chengdu, China
Duration: 30 Oct 20212 Nov 2021

Publication series

Name2021 IEEE 3rd International Conference on Circuits and Systems, ICCS 2021

Conference

Conference3rd IEEE International Conference on Circuits and Systems, ICCS 2021
Country/TerritoryChina
CityChengdu
Period30/10/212/11/21

Keywords

  • CMOS
  • capacitor-less LDO
  • fast transient response
  • ultra-power

Fingerprint

Dive into the research topics of 'A Fast Transient Response Capacitor-Less LDO with 123 nA Ultra-Low Quiescent Current'. Together they form a unique fingerprint.

Cite this