A 60-GHz Distributed CTLE with Complementary Units for 240-Gb/s Receiver in 28-nm CMOS

Fangzhu Li, Bingyi Ye, Boyang Zhang, Weixin Gai*

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

This paper presents a distributed CTLE with complementary unit as the analog front end of 240-Gb/s wireline receivers. By distributing more CTLE units among the artificial transmission lines, the DC gain of the CTLE can be increased without reducing bandwidth or degrading impedance matching. Compared to lumped CTLEs which realize a high peak gain by cascading multiple stages, the single-stage distributed CTLE achieves higher peak frequency and linearity. To enhance power efficiency, the CTLE unit is implemented with a complementary structure and common-mode feedback, which allows zero voltage drop on the termination resistors. Implemented in a 28-nm CMOS process, the proposed CTLE achieves an 11.1 dB peak gain at 60 GHz with only 60 mW power consumption. It can compensate for a 10.1 dB channel loss with an output amplitude larger than the input.

Original languageEnglish
Title of host publication2024 6th International Conference on Circuits and Systems, ICCS 2024
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages189-192
Number of pages4
ISBN (Electronic)9798350352153
DOIs
StatePublished - 2024
Externally publishedYes
Event6th International Conference on Circuits and Systems, ICCS 2024 - Chengdu, China
Duration: 20 Sep 202423 Sep 2024

Publication series

Name2024 6th International Conference on Circuits and Systems, ICCS 2024

Conference

Conference6th International Conference on Circuits and Systems, ICCS 2024
Country/TerritoryChina
CityChengdu
Period20/09/2423/09/24

Keywords

  • artificial transmission line
  • common-mode feedback
  • continuous-time linear equalizer (CTLE)
  • current reuse
  • distributed amplifier

Fingerprint

Dive into the research topics of 'A 60-GHz Distributed CTLE with Complementary Units for 240-Gb/s Receiver in 28-nm CMOS'. Together they form a unique fingerprint.

Cite this